Effects of gate edge profile on off-state leakage suppresion in metal gate/high-k dielectric n-type metal-oxide-semiconductor field effect transistors The impact of process integration on device characteristics of metal gate/high-k device was investigated systematically. It was found that the profile of gate stack edge and following processes should be optimized to achieve low gate-induced drain leakage, gate leakage, and high drive current. For low standby power applications, an offset of high-k dielectric layer was more desirable. With an optimized gate edge profile, the authors achieved 100 times lower off-state current compared to previous reported results. However, the saturation current degradation was minimal. © 2007 American Institute of Physics. ͓DOI: 10.1063/1.2734381͔
It is recognized that high-k dielectrics provide low offstate leakage current that is extremely important for low standby power ͑LSTP͒ applications. High-k gate dielectrics demonstrate lower gate leakage ͑I gate ͒ compared to the conventional thin silicon oxynitride ͑SiON͒ dielectrics due to the fact that the formers can have higher dielectric physical thickness with the same equivalent oxide thickness ͑EOT͒.
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It was reported that Fermi level pinning in high-k gate stacks could be utilized suppressing gate-induced drain leakage ͑GIDL͒ due to the reduced halo doping concentration.
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In integrating conventional SiON with poly-silicon ͑Si͒ gate stack devices, gate reoxidation is performed to anneal out process-induced damage ͑PID͒ and to make rounded gate bottom edge profile for reducing vertical field. 6, 7 This rounded edge results in GIDL suppression and improved hot carrier reliability. When integrating a high-k/metal gate stack, however, this gate reoxidation process is difficult because of the metal electrode oxidation. In addition, it is expected that high-k dielectric yields a higher vertical field due to its higher dielectric constant, which in turn increases GIDL. Therefore, a high-k undercut followed by an oxide gap fill or nitride layer may suppress GIDL. However, the effect of this gate stack structure on off-state leakage current has not yet been systematically studied. In integrating metal gate high-k stacks, furthermore, various wet and dry etch and cleaning processes, which were still exploited to remove the residual material with minimal PID, may affect the vertical edge profile of the gate stacks causing variations of transistor performance. 6, 8, 9 In this work, therefore, we investigated the effects of the gate stack edge profile on device characteristics of n-type metal-oxide-semiconductor field effect transistors ͑nMOSFETs͒ such as off-state leakage, GIDL, and gate leakage current and saturation current for sub-45-nm metal gate/ high-k LSTP applications.
To study how the gate edge profile affects GIDL and other nMOS transistor characteristics, various gate electrode and high-k offset structures were prepared using a combination of wet and dry etch conditions to minimize PID. Transistors with the channel length of about 70 nm were fabricated using a standard complementary metal-oxide semiconductor process. The gate stack includes 30 Å of HfO 2 film deposited on 10 Å SiO 2 layer using atomic layer deposition method. After gate patterning, the residual gate dielectric layers in the source/drain ͑S/D͒ extension region were removed with a wet or dry etch. Then, a thin nitride layer was deposited to encapsulate the gate stacks. Lightly doped drain ͑LDD͒ and halo were implanted through this thin nitride layer by an optimized implantation dose and energy process to ensure a proper LDD and control of short channel behaviors and GIDL. Then S/D activation and a postmetallization annealing were performed at 1000°C/10 s. The EOT of the complete device was 13 Å and the channel length L gate was in the 60-80 nm range.
Two-dimensional ͑2D͒ numerical simulations were performed using TSUPREM and MEDICI to understand the measured device characteristics with the various gate edge profiles. Before performing the simulations, the model parameters were calibrated using a standard SiON device and a control high-k device.
nMOS transistor current-voltage ͑I-V͒ characteristics for the different gate edge profiles and the corresponding transmission electron microscopy ͑TEM͒ images are shown in Fig. 1 . Increased off-state currents at V gs = 0.0 V and V ds = 1.2 V were observed for the structure with less electrode and high-k offset ͓Fig. 1͑a͒ and 1͑b͔͒, which was mainly due to the gate leakage current ͑I gate ͒ rather than the substrate current ͑I sub ͒. However, a dramatic decrease in GIDL and I gate was observed in the more protruded high-k dielectric structure shown in Figs. 1͑c͒ and 1͑d͒. For both gate edge profiles, linear and saturation I-V characteristics were almost identical. In the high drain-to-gate voltage ͑V dg ͒ regime ͑V dg Ͼ 2.0 V͒, GIDL was the dominant mechanism regardless of the device structure, as evidenced by ͉I drain ͉ = ͉I sub ͉ ӷ ͉I gate ͉ relation. In the laterally recessed high-k structures, off-state current also increased ͑see fig. 2͒ . These results suggest the existence of the leakage current paths in the gate edge.
To investigate the relation between the transistor offstate leakage and the lateral offset of the high-k layer, a 2D MEDICI simulation was performed and the results were compared with measurement results ͑Fig. 2͒. According to the MEDICI simulations, laterally recessed or protruded high-k structures were more desirable for suppressing GIDL. For the protruded high-k structures, the reduced doping concentration caused by the thicker LDD implantation buffer layers resulted in reduced vertical electric field. Also the reduced gate-to-drain overlap length ͑L ov ͒ resulted in GIDL suppression ͓see Eq. ͑1͔͒.
where L ov is the gate-to-drain overlap, and a and b are 2q 2 m *1/2 /9h2E g 1/2 and 2 m *1/2 E g 3/2 hq, respectively. E͑x͒ is the vertical field at the Si surface. 10 For the recessed high-k structures, the reduced vertical field caused by nitride gap filling ͑i.e., thicker EOT͒ was the primary reason for the reduced simulated I off . However, the experimental results show that the leakage current increased dramatically when the lateral high-k recess was increased. This discrepancy between simulation and experimental results is mainly due to the formation of leakage paths in the heterogeneous interface between the high-k dielectric and the capping nitride layer rather than GIDL.
The electric field contour and lateral E-field profiles along with the top of the Si substrate are shown in Fig. 3 . Since the maximum vertical electric field ͑E max ͒ is located in the gate overlap region, the increased GIDL was observed for the intermediately recessed structures ͑Fig. 2͒. When the high-k layer was recessed laterally, E max moved deeper into the gate overlap region and the electric field decreased. Again this is mainly due to replacing the capping nitride layer by HfO 2 layer, which in turn reduces the vertical field due to the lower dielectric constant for the capping nitride. With the protruded structures, however, the reduced extension dose was the main reason for the reduced E max . This reduced extension dose may increase LDD resistance, thereby, degrading transistor performance even though it can improve short channel characteristics such as threshold voltage roll off, drain-induced barrier lowering, and off-leakage current. In this channel length regime ͑L gate = 60-80 nm͒, the short channel characteristics were almost identical due to the thin EOT ͓see Figs. 1͑a͒ and 1͑c͔͒ .
The E max and the corresponding saturation current ͑I dsat ͒ at V ds = V gs = 1.2 V as a function of high-k offset are pre-FIG. 1. ͑Color online͒ Transistor I-V characteristics for the different gate edge profiles and corresponding TEM images are shown. ͑a͒ and ͑b͒ show the increased off-state currents at V gs = 0.0 V with V ds = 1.2 V were observed for the no offset profile between metal gate and high-k layers. However, ͑c͒ and ͑d͒ show a dramatic decrease in GIDL and I gate for the more protruded high-k dielectric structure.
FIG. 2. ͑Color online͒ Simulated I off and measured results as a function of offset show that laterally recessed or protruded high-k structures are more desirable for suppressing GIDL due to the reduced vertical field by nitride ͑i.e., thicker EOT͒ and the reduced doping concentration by increased LDD implantation buffer layer, respectively. sented in Fig. 4 . The measured I dsat is also included. The simulated I dsat matches the measured ones well, confirming that the protruded structures can degrade transistor performance. For protruded structures, device performance still meets the International Technology Roadmap for Semiconductor ͑ITRS͒ requirements for 65 nm LSTP applications even though both E max and I dat decreased by 5% compared to those in devices which has no offset. As shown in Fig. 2 , however, off-state leakage current was significantly reduced and it was about two orders of magnitude lower than ITRS requirements. For recessed structures of above 50 nm, I dsat decreases due to the increased EOT effect at the gate edge. These I dsat and I off results suggest that the optimized highk/metal gate stack profiles are promising for 65 nm LSTP applications and beyond.
In summary, the effects of the gate stack profile on characteristics of high-k nMOSFETs were investigated. Excellent control over GIDL was achieved by optimizing the gate edge profile and fabrication process. With the recessed high-k structures, off-state leakage was increased by drain-to-gate leakage along the interface between high-k layer and the capping nitride layer. For LSTP applications, protruded high-k structures were more desirable. Because of their suppressed GIDL and gate leakage, our optimized high-k devices are promising for sub-65-nm LSTP applications.
One of the authors ͑B.H.L.͒ is an IBM assignee at SEMATECH. 3 . ͑Color online͒ ͑a͒ Simulated electric field contour for no offset structure and ͑b͒ lateral electric field distribution for the different offset structures. By recessing the high-k layer, E max moved deeper into the gate overlap region and the electric field decreased. With protruded structures, however, the reduced extension dose was the main reason for the reduced E max .
FIG. 4.
͑Color online͒ E max and corresponding saturation current ͑I dsat ͒ at V ds = V gs = 1.2 V as a function of high-k offset are illustrated. For the protruded structure, device performance still meets the ITRS requirements for 65 nm LSTP applications even though both E max and I dat decreased about 5% compared to the no offset device.
